ITRS Projections Vs. Simulations of Direct Tunneling Gate Leakage Current Density for Low Power Logic
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Ultra-shallow S/D junction formation is not an issue
Body thickness must be less than ~1/3 x L gate Scale length
Formation of uniformly thin body is primary challenge 
Near term
Exploration of materials and structures for integration of alternate channels in an otherwise silicon MOSFET structure. 
Long term

… And Beyond
Potential of Molecular, Nanowire and Nanotube Electronics 
